A 2–1600-MHz CMOS Clock Recovery PLL with Low- Capability
نویسنده
چکیده
A general-purpose phase-locked loop (PLL) with programmable bit rates is presented demonstrating that large frequency tuning range, large power supply range, and low jitter can be achieved simultaneously. The clock recovery architecture uses phase selection for automatic initial frequency capture. The large period jitter of conventional phase selection is eliminated through feedback phase selection. Digital control sequencing of the feedback enables accurate phase interpolation without the traditional need of analog circuitry. Circuit techniques enabling low-V dd operation of a PLL with differential delay stages are presented. Measurements show a PLL frequency range of 1–200 MHz at V dd = 1:2 V linearly increasing to 2–1600 MHz at V dd = 2:5 V, achieved in a standard process technology without low threshold voltage devices. Correct operation has been verified down to V dd= 0:9 V, but the lower limit of differential operation with improved supply-noise rejection is estimated to be 1.1 V.
منابع مشابه
The eCDR-PLL, a radiation-tolerant ASIC for clock and data recovery and deterministic phase clock synthesis
A radiation-tolerant CDR/PLL ASIC has been developed for the upcoming LHC upgrades, featuring clock Frequency Multiplication (FM) and Clock and Data Recovery (CDR), showing deterministic phase and low jitter. Two FM modes have been implemented: either generating 40, 60, 120 and 240 MHz clock outputs for GBT-FPGA applications or providing 40, 80, 160 and 320 MHz clocks for TTC and e-link applica...
متن کاملOn-chip Phase Locked Loop (PLL) design for clock multiplier in CMOS Monolithic Active Pixel Sensors (MAPS)
In a detector system, clock distribution to sensors must be controlled at a level allowing proper synchronisation. In order to reach theses requirements for the HFT (Heavy Flavor Tracker) upgrade at STAR (Solenoidal Tracker at RHIC), we have proposed to distribute a low frequency clock at 10 MHz which will be multiplied to 160 MHz in each sensor by a PLL. A PLL has been designed for period jitt...
متن کاملA Low Jitter 1.25GHz CMOS Analog PLL for Clock Recovery
Conventional PLL design techniques used to implement CMOS GHz range clock recovery circuits typically suffer from significant power supply coupled noise in large integrated systems. This noise worsens the jitter of the PLL and degrades the system Bit-ErrorRate (BER). This paper describes an analog approach which applies fully differential current steering technique throughout the whole PLL sy...
متن کاملA high speed 0.7μm CMOS PLL circuit for clock/data recovery in interconnection systems
In this paper a CMOS PLL circuit realised for clock and data recovery in interconnection systems is presented. The purpose of this clock recovery PLL is to generate a clock with frequency and phase locked to the input NRZ data, in order to sample them in the optimum point. The topology of the circuit is characterised by two loops, one for the phase lock, the second for a frequency aided acquisi...
متن کاملA Low-Jitter Area-Efficient LC-VCO Based Clock Generator in 0.13-µm CMOS
This letter presents an ultra low-jitter clock generator that employs an area-efficient LC-VCO. In order to fully utilize the area of the on-chip inductor, the loop filter of a phase locked loop (PLL) is located underneath the inductor. A prototype chip implemented in 0.13 μm CMOS process achieves 105 MHz to 225 MHz of clock frequency while consuming 4.2 mW from 1.2 V supply. The measured rms j...
متن کامل